This paper presents dynamic standby control (DSC) with voltage keeper for further standby power reduction. As compared to the reported DSC, the new modified DSC can be kept deeply cut-off with negative overdrive voltage as well. Besides, a bootstrapped voltage keeper directly recharges the boosted node of power gate, which prevents leakage current during the recharging period. However, total standby power includes power overhead from DSC. Tuning the recharging rate of the proposed DSC appropriately achieves energy-efficient standby power. As a result, our proposal shows that minimized standby current can be found by an appropriate recharging rate even in different PVT conditions. The design is implemented in 180 nm CMOS process. Measured results show that standby power is suppressed at 0.8 V. Minimum standby power of only 16 nw is achieved where the recharging rate is 10 kHz.
Introduction
As CMOS technology is scaled to nano meter, leakage current consumes great part of total power dissipations. For detailed analysis, characteristics of leakage current have been discussed [1] . Wearable devices become popular, which can real-time function or monitor physiological characteristics in the recent years. According to the feature of wearable devices, long-time standby is needed. However, standby current indeed takes a significant portion of total power. Renesas has developed a low-power LTE processor, which achieves 1.5 GHz clock rate and consumes 0.2 mW standby power [2] .
Leakage current can be reduced by appropriate control patterns [3] . In [4] , leakage current on drivers can be further suppressed using a bootstrapping predriver. To minimize total leakage power, an adaptive body biasing technique has been developed in [5] . To save standby current on the power device, several power gating techniques have been presented. In multi-threshold CMOS (MTCMOS), dual threshold devices were used, in which high-V TH device served as power switch to reduce the standby current [6] . In addition, low-V TH device is used to improve logic evaluation. Moreover, in order to further suppress standby current into deep sub-threshold region, power gating with negative overdrive voltage techniques have been discussed [7, 8, 9, 10] . In these works, standby current is driven by an overdrive voltage below zero potentials.
In this paper, a dynamic standby control (DSC) with voltage keeper is proposed. In our DSC, a bootstrapped circuit provides a negative overdrive voltage on the power gate to suppress standby current and the voltage keeper recharges the DSC output voltage periodically to keep the negative potential. By adjusting the recharging rate of the voltage keeper, DSC can achieve the most efficient standby power even in different process corners. The rest of the paper is organized as follows. Section II briefly reviews the recent works of power gating. Section III introduces our new proposed DSC with voltage keeper. Simulated results are illustrated in Section IV and measured results and comparisons are shown as well. Finally, the conclusions are given.
Review of reported power-gating techniques
In this section, several related works are reviewed briefly. In [7, 8] , power gating circuits were proposed using charge pumps. The power switches are controlled by boosted signals to reduce current on the power gates. However, charge pumps might consume more power than that saved on the power devices. In addition, boosted signals are hard to maintain the boosted potential during the long standby period. Self-super-cutoff (SSC) power gating is reported in [9] , which developed a SSC power switch composed of two serial PMOS devices, as shown in Fig. 1 . The source of the lower PMOS is connected to V DDM . In standby mode, V DDM equals to ΔV lower than V DD , which performs a negative overdrive voltage. Therefore, the serial topology and body effect further suppresses the leakage current.
As compared to other power-gating techniques, a DSC generates a negative overdrive voltage by a periodical bootstrapped signal in standby mode, as shown in Fig. 2 [10] . DSC is composed of a duty-cycle adjustment (DCA) circuit, a negative overdrive generator (NOG) circuit and a wake-up enhancement (WE) circuit. The NOG generates a negative overdrive voltage to power switch with boosted voltage. The DCA generates a short periodic pulse for recharging the charge on C BP . The WE accelerates the transient edge when the system turns to active mode from sleep mode.
The waveforms of the original DSC are illustrated in Fig. 3 , where the supply voltage V DD is 0.5 V. V DSC is the DSC output above V DD , which generates a negative overdrive voltage to further suppress subthreshold leakage current. However, standby mode usually spends long period of time such that charge leakage on internal boosted node decreases the boosting efficiency, especially in fast process corner. In order to maintain the average potential of V DSC above V DD , bootstrap capacitor C BP is recharged by a short periodical pulse against leakage current on boosted node V DSC . Since the recharging period is designed to recover V DSC during a very short time slot, a significant current I STB occurs, which is denoted as recharge leakage in the Fig. 3 . In this section, a new DSC with voltage keeper is developed to maintain the boosted voltage V DSC instead of recharging the bootstrap capacitor in [10] . The overall functional blocks are shown as in Fig. 4 . I STB shows the standby current on power device. EN STB is for switching active/standby modes and F DSC is clock signal for recharging rate. The proposed DSC mainly consists of a bootstrapped circuit BT 1 and a new keeper. The keeper is composed of two bootstrapped circuits, BT 2 and BT 3 , and a DCA circuit. BT 1 is the main bootstrapped circuit to provide V DSC a large output swing from 2 1 V DD to À 1 V DD ideally, where 1 is the boosting efficiency of BT 1 [11] . In the standby mode, V DSC is boosted to 2 1 V DD above V DD to achieve a negative overdrive voltage, as shown in Fig. 5(a) . However, V DSC cannot keep 2 1 V DD for a long period because subthreshold leakage current on bootstrap capacitor, which is the same problem as in [10] . Instead of recharging the bootstrapped capacitor, our proposal is to recharge the potential on V DSC directly with a parallel connection to another bootstrapped circuit, BT 2 . BT 2 provides the output, V keep , a large output swing from 2 2 V DD (recharging phase) to V DD (reset phase), where 2 is the boosting efficiency of BT 2 , as shown in Fig. 5(b) . The DCA generates a periodic imbalance pulse for BT 2 . Therefore, V keep recharges V DSC during recharging phase V keep with 2 2 V DD and resets to V DD for a short period. However, V keep results in potential degradation of the power gating as resetting to V DD . In order to enhance the performance of the keeper, a switch controlled by BT 3 is used to guarantee that V keep recharges V DSC only with potential of 2 2 V DD . Schematic of BT 3 is shown as in Fig. 5(c) . The switch is turned off when the BT 2 is in the resetting phase. Therefore, we can get minimum standby current by tuning recharging rate F DSC . power gates and prevent malfunctions by recharging the bootstrapped capacitors. In addition, higher average V DSC is obtained according to higher F DSC , which means increasing the F DSC can increase V DSC to reduce the power gating I Leak . However, it increases the power consumptions of DSC as well. Consequently, tuning suitable F DSC can find out the minimum accumulated standby power.
Simulation and measurement results
To verify the proposed DSC with voltage keeper, some simulation and measurement results are shown in the section. Fig. 6 shows the simulated waveforms of the power-gating voltage V DSC . Obviously, boosted voltage with keeper can achieve higher average potential on power gates. On the contrary, bootstrapped circuit without keeper hardly maintains a negative overdrive voltage for a long period such as more than 1 ms in standby mode. However, the DSC with keeper is a dynamic technique based on the recharging technique. DSC circuit consumes power as well and the power consumption is proportional to recharging rate F DSC . According to results in [10] , we know the DSC does not consume a lot of power overhead as compared to standby power on power gate. Fig. 7 shows comparisons with several previous works with redesign with 0.18 µm CMOS process where the supply voltage is 0.8 V at 125°C in Fast-Fast corner. In order to find the minimum total standby power in DSC-based circuits, the relation between total standby power and recharging rate F DSC is discussed. MTCMOS and SSC use static solutions, which does not change with frequency. DSC in [10] and our proposed design with keeper can find minimum standby power from changing F DSC . According to the simulated results, around 20 kHz recharging rate, our proposal has minimum standby power of 57 nW. If higher recharging rate is used, system will consume more total standby power even more current is saved on power gates.
The chip is implemented in 0.18 µm 1P6M SPRVT CMOS process. MOS capacitors served as bootstrap capacitors to transfer potentials. Fig. 8 left shows the chip micrograph and Fig. 8 right shows measured results at room temperature. There are two chips results and comparisons with simulations at different corners at 25°C. As compared to simulations, the measurement is highly matched. 
Conclusion
This paper proposed a modified DSC maintaining boosting efficiency of power gating with bootstrapped voltage keeper. Therefore, the power gate can be kept an average negative overdrive for a long period, which can further reduce standby power. In addition, recharging rate is tunable to compromise between the power overhead of DSC and total standby power. According to our simulated and measured results, we can obtain the minimum standby power with keeper even in different process corners and temperature conditions.
